boards/frdm-kw41z/include/periph_conf.h

CLOCK_RADIOXTAL
1
(32000000ul)
CLOCK_CORECLOCK
1
(48000000ul)
CLOCK_BUSCLOCK
1
(CLOCK_CORECLOCK / 2)
CLOCK_MCGIRCLK
1
(4000000ul)
const clock_config_t clock_config
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
= {
    
    .clkdiv1            = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV4(1),
    
    .rtc_clc            = 0,
    
    .osc32ksel          = SIM_SOPT1_OSC32KSEL(0),
    .clock_flags =
        KINETIS_CLOCK_OSC0_EN | 
        KINETIS_CLOCK_RTCOSC_EN |
        KINETIS_CLOCK_USE_FAST_IRC |
        KINETIS_CLOCK_MCGIRCLK_EN | 
        KINETIS_CLOCK_MCGIRCLK_STOP_EN |
        0,
    
    .default_mode       = KINETIS_MCG_MODE_FEI,
    
    .erc_range          = KINETIS_MCG_ERC_RANGE_VERY_HIGH,
    .osc_clc            = 0, 
    .oscsel             = MCG_C7_OSCSEL(0), 
    .fcrdiv             = MCG_SC_FCRDIV(0), 
    .fll_frdiv          = MCG_C1_FRDIV(0b101), 
    .fll_factor_fei     = KINETIS_MCG_FLL_FACTOR_1464, 
    .fll_factor_fee     = KINETIS_MCG_FLL_FACTOR_1280, 
}
PIT_NUMOF
1
(1U)
PIT_CONFIG
1
2
3
4
5
6
{                 \
        {                            \
            .prescaler_ch = 0,       \
            .count_ch = 1,           \
        },                           \
    }
LPTMR_NUMOF
1
(1U)
LPTMR_CONFIG
1
2
3
4
5
6
7
8
{ \
        { \
            .dev = LPTMR0, \
            .irqn = LPTMR0_IRQn, \
            .src = 2, \
            .base_freq = 32768u, \
        } \
    }
TIMER_NUMOF
1
((PIT_NUMOF) + (LPTMR_NUMOF))
PIT_BASECLOCK
1
(CLOCK_BUSCLOCK)
LPTMR_ISR_0
1
isr_lptmr0
UART_NUMOF
1
(sizeof(uart_config) / sizeof(uart_config[0]))
LPUART_0_ISR
1
isr_lpuart0
LPUART_0_SRC
1
3
const uart_conf_t uart_config()
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
= {
    {
        .dev    = LPUART0,
        .freq   = CLOCK_MCGIRCLK,
        .pin_rx = GPIO_PIN(PORT_C,  6),
        .pin_tx = GPIO_PIN(PORT_C,  7),
        .pcr_rx = PORT_PCR_MUX(4),
        .pcr_tx = PORT_PCR_MUX(4),
        .irqn   = LPUART0_IRQn,
        .scgc_addr = &SIM->SCGC5,
        .scgc_bit = SIM_SCGC5_LPUART0_SHIFT,
        .mode   = UART_MODE_8N1,
        .type   = KINETIS_LPUART,
    },
}
ADC_NUMOF
1
(sizeof(adc_config) / sizeof(adc_config[0]))
ADC_REF_SETTING
1
1
const adc_conf_t adc_config()
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
= {
    
    
    [ 0] = { .dev = ADC0, .pin = GPIO_UNDEF, .chan =  0 | ADC_SC1_DIFF_MASK, .avg = ADC_AVG_MAX },
    
    [ 1] = { .dev = ADC0, .pin = GPIO_UNDEF, .chan =  0, .avg = ADC_AVG_MAX },
    
    [ 2] = { .dev = ADC0, .pin = GPIO_PIN(PORT_B,  2), .chan =  3, .avg = ADC_AVG_MAX },
    
    [ 3] = { .dev = ADC0, .pin = GPIO_PIN(PORT_B,  3), .chan =  2, .avg = ADC_AVG_MAX },
    
    
    [ 4] = { .dev = ADC0, .pin = GPIO_UNDEF, .chan = 26, .avg = ADC_AVG_NONE },
    
    
    [ 5] = { .dev = ADC0, .pin = GPIO_UNDEF, .chan = 27, .avg = ADC_AVG_MAX },
    
    [ 6] = { .dev = ADC0, .pin = GPIO_UNDEF, .chan = 23, .avg = ADC_AVG_MAX },
}
SPI_NUMOF
1
(sizeof(spi_config) / sizeof(spi_config[0]))
const uint32_t spi_clk_config()
const spi_conf_t spi_config()
I2C_NUMOF
1
(sizeof(i2c_config) / sizeof(i2c_config[0]))
I2C_0_ISR
1
(isr_i2c1)
const i2c_conf_t i2c_config()
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
= {
    {
        .i2c = I2C1,
        .scl_pin = GPIO_PIN(PORT_C, 2),
        .sda_pin = GPIO_PIN(PORT_C, 3),
        .freq = CLOCK_CORECLOCK,
        .speed = I2C_SPEED_FAST,
        .irqn = I2C1_IRQn,
        .scl_pcr = (PORT_PCR_MUX(3)),
        .sda_pcr = (PORT_PCR_MUX(3)),
    },
}
KINETIS_TRNG
1
TRNG